Author

Anik Mahmood

ORCID Identifier(s)

0000-0002-8185-8572

Graduation Semester and Year

2016

Language

English

Document Type

Thesis

Degree Name

Master of Science in Mechanical Engineering

Department

Mechanical and Aerospace Engineering

First Advisor

Dereje Agonafer

Abstract

In the electronic industry one of the popular package is Chip Scale Package (CSP) due to its small form factor and low cost. To meet the need of new functionality and portability of the recent devices, CSPs’ have been most favorable choice for a long time. On the other hand, with the miniaturization process of these portable devices there is a growing risk of drop impact failure in day to day use. It’s not only the mechanical loading that is affecting the reliability of these devices but also thermal and thermo-mechanical loads are acting simultaneously. To analyze and ensure the reliability one should look through all the dimensions that can cause failure. The smaller the devices are getting they are becoming more prone to accidental drop and experience impact load, causing board interconnect failure by the repeatability of the drop occurrences. Therefore, the reliability of these products due to various loadings are being researched by taking multi-dimensional approach. To ensure product quality and to integrate more complicated functionality in these devices reliability test is very important. To meet the robust and quick production demand, one of the popular choices for manufacturers is to complement drop/shock testing with the aid of computational simulation using Finite Element Analysis (FEA). In this work, a comprehensive study has been carried out to investigate the effect of impact loading on the solder joints of Wafer Level Chip Scale Packages (WLCSP) component boards in environmental condition and also in elevated temperatures. In the environmental temperature the analysis approach was chosen as to observe the behavior of the solder joints failure during drop loading due to thickness and layer stack-ups difference in the Printed Circuit Boards (PCB). As drop test is dependent on modulus of elasticity and density of the materials they were experimentally determined for each board configuration. To understand the solder joint behavior under both thermal and mechanical load, drop test with respect to elevated temperature and using PCBs of varying thickness and layer stack-ups were simulated using Finite Element Method. The same WLCSP is used for different boards and subjected to drop test according to the JEDEC specifications [1]. To simulate the actual drop test modified Input G method, that is Direct Acceleration Input (DAI) method, was followed. The purpose of this study is to give an insight of how the impact loading is affected by the change of layer stack-ups and thicknesses of PCB mounted with small Wafer Level Chip Scale Packages (WCSPs) in the environmental and also in elevated temperatures. The comparison of the boards has been made to understand the effect of PCB layer stack-ups, thickness, and also temperature effect on the reliability of solder interconnects by considering the stress-strain generation that is induced in the PCBs during the drop test.

Keywords

Drop impact test, FEM analysis, Mechanical shock/impact load, ANSYS, Simulation, Material characterization, Thermal impact simulation, Direct acceleration input

Disciplines

Aerospace Engineering | Engineering | Mechanical Engineering

Comments

Degree granted by The University of Texas at Arlington

25918-2.zip (8164 kB)

Share

COinS
 
 

To view the content in your browser, please download Adobe Reader or, alternately,
you may Download the file to your hard drive.

NOTE: The latest versions of Adobe Reader do not support viewing PDF files within Firefox on Mac OS and if you are using a modern (Intel) Mac, there is no official plugin for viewing PDF files within the browser window.